

Claims 1, 4, 10 and 24 are directed towards a circuit (or a data control device comprising the circuit) which generates identification information for determining whether or not one received packet and a next received packet are received during different reset intervals, and a write circuit which links each received packet with the generated information and writes the received packet and identification information into a packet storage memory. This procedure, and the associated benefit of determining whether or not the packets are received in different reset intervals, is not taught or suggested by Lawande, Fujimori, Cook, and/or Gehman.

The Examiner acknowledges that Lawande fails to teach a circuit which generates identification information for determining whether or not one received packet and the next received packet are received during different reset intervals. However, the Examiner cites Fujimori as allegedly curing this deficiency, and alleges that one of ordinary skill in the art would have been motivated to combine the cited references in order to reduce the number of communications of control signals, and apply this improvement to systems using an IEEE 1394 bus.

The Examiner also acknowledges that Lawande combined with Fujimori fails to disclose a pointer that specifies a boundary in memory between packets received before and after the reset. However, the Examiner cites Cook as curing this deficiency. Applicants respectfully disagree.

Lawande is directed to maintaining consistency of internet protocol (IP) addresses of devices before and after bus resets, as disclosed in the Abstract, step 184 of Fig. 6C and in column 14, lines 14 to 21 and lines 37 to 49 of Lawande. Whenever a bus reset occurs, re-allotting of physical addresses starts and the physical address of each device connected to the IEEE 1394 is changed. Thus, for example, if a bus reset occurs while the first device is transferring data to the second device, the first device will lose the physical address of the

second device (which is a destination address of the data transfer) after the bus reset. To address this problem, Lawande discloses a system which maintains consistency of the IP addresses of the devices before and after bus resets.

In contrast, the present claims are directed to determining whether a received packet is a packet received before a reset or after a reset. For example, as explained in the present application at C13 and C14 of Fig. 10, the value of identification information (BT) is different before and after a reset. Thus, the firmware can learn the place at which resets occurred (boundaries of received packets in the packet storage memory) by checking the value of identification information (BT).

As described, the value of identification information (BT) is different between a packet received before a reset and a packet received after a reset. Lawande, on the other hand, teaches setting the IP address to have the same value before and after a reset. Therefore, Lawande's teaching is directly contrary to the present claims. That is, Lawande teaches away from determining whether or not one received packet and a next received packet are received during different reset intervals, as recited in each of claims 1, 4, 10 and 24.

Furthermore, Fujimori is directed toward solving problems caused by changing physical addresses before and after resets, and not towards determining whether a received packet is a packet received before or after a reset. That is, Fujimori fails to cure the deficiencies discussed above with respect to Lawande.

Fujimori, Cook, and/or Gehman, whether alone or in combination, do not cure the deficiencies of Lawande discussed above. Accordingly, Lawande, Fujimori, Cook, and/or Gehman, alone or in any combination, fail to render obvious the subject matter of claims 1, 4, 10 and 24, as well as the claims dependent therefrom.

For the foregoing reasons, reconsideration and withdrawal of the rejections are respectfully requested.

II. Conclusion

In view of the foregoing, it is respectfully submitted that this application is in condition for allowance. Favorable reconsideration and prompt allowance of claims 1-25 are earnestly solicited.

Should the Examiner believe that anything further would be desirable in order to place this application in even better condition for allowance, the Examiner is invited to contact the undersigned at the telephone number set forth below.

Respectfully submitted,



James A. Oliff
Registration No. 27,075

Linda M. Saltiel
Registration No. 51,122

JAO:LMS/jam

Date: January 26, 2005

OLIFF & BERRIDGE, PLC
P.O. Box 19928
Alexandria, Virginia 22320
Telephone: (703) 836-6400

<p>DEPOSIT ACCOUNT USE AUTHORIZATION Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461</p>
--